

# SPECIFICATION FOR CTP MODULE MODULE NO: YB-TG8001280S01A-C-A0

## Doc.Version:00

Customer ApprOval: □ Accept □ Reject 

YEEBO	NAME	SIGNATURE	DATE
Prepare	Electronic Engineer	邹伟林	2022-09-01
Check	Mechanical Engineer	海虎菜	2022-09-02
Verify		禄长马	2022-09-02
Approval		ふ西南	2022-09-02

### ■ APPROVAL FOR SPECIFICATIONS ONLY

□ APPROVAL FOR SPECIFICATIONS AND SAMPLE

WIMRD005-02-D



## **1. Revision History**

Sample Version	DOC. Version	DATE	DESCRIPTION		CHANGED BY
A0	00	2022-09-01	Spec Only	First issue	Z.W.L
			1 2		




## **<u>2. Table of Contents:</u>**


NO	CONTENTS	PAGE
1	Revision History	1
2	Table of Contents	2
3	Module Numbering System	3
4	General Specification	4
5	Dimensional Outline	5
6	Electrical Characteristics	6
7	Optical Characteristics	20
8	Interface Pin Assignment	22
9	Block Diagram	23
10	Backlight	24
11	Standard Specification for Reliability	26
12	Specification of Quality Assurance	28
13	Handling Precaution	33
14	Warranty	34
15	Guarantee	34



## 3. Module Numbering System:

(example)






₩B 億都集團 YEEBO GROUP

## 4. General Specification:

ITEM	SPECIFICATION
Structure	G + G + TFT
Screen Size	8.0 Inch
Display Format	800(RGB) * 1280 Pixels
Module Size(mm)	122.96 (W) * 192.00 (H) * 4.68 (T) mm
View Area(mm)	108.24(W) * 172.82(H)
Active Area(mm)	107.64(W) * 172.22(H)
Pixel Pitch(mm)	0.13455(W)×0.13455(H)
LCD Type	16.7M Color / Transmissive / Normal Black
TFT Controller IC	ILI9881C
View Angle	Free
CTP Controller IC	ILI2511
CTP Interface	USB&IIC
Weight(g)	TBD
Firmware	TBD
Test Configuration	TBD



## **5. Dimensional Outline:**



₩B 億都集團 YEEBO GROUP

## <u>6. Electrical Characteristics</u> <u>6-1 Absolute Maximum Ratings</u>

#### 6-1-1 TFT Absolute Maximum Ratings

#### (Ta=25°C)

Item	Symbol	Min.	Туре	Max.	Unit	Remark
Logic Operating Voltage	$V_{\text{DD}}$	-0.3	-	5.5	V	
Analog Operating Voltage	$V_{\text{DD}}$	-0.3	-	5.5	V	
Operating Temperature	Topr	-20	-	+60	°C	
Storage Temperature	$T_{stg}$	-30	-	+70	°C	

Note : Even if the absolute maximum rating of one of the above parameters is exceeded only for a short while, the quality of the product may be degraded. Therefore, be sure to use the product within the range of the absolute maximum ratings.

### 6-1-2 TP Absolute Maximum Ratings

Parameter	Symbol	Min	Мах	Unit
Chip power input	V <sub>DD</sub>	-0.3	3.6	V
V <sub>DD3A</sub> to GND	V <sub>DD3A</sub>	-0.3	3.6	V
V <sub>DD3D</sub> to GND	V <sub>DD3D</sub>	-0.3	3.6	V
V <sub>DDIO</sub> to GND	V <sub>DDIO</sub>	-0.3	3.6	V
V <sub>DD16</sub> to GND	V <sub>DD16</sub>	-0.3	1.65	V
V <sub>GH</sub> to GND	V <sub>GH</sub>	-0.3	32	V
V <sub>TX</sub> to GND	V <sub>TX</sub>	-0.3	32	V
ESD Susceptibility HBM (Human Body Mode)(Note 1)	НВМ		4000	V
ESD Susceptibility MM (Machine Mode)	MM		400	V

Note 1: Devices are ESD sensitive. Handling precaution is recommended.



## **6-2 Operating Conditions**

## 6-2-1 TFT Operating Conditions

#### (Ta=25°C)

Item	Symbol	Min.	Туре	Max.	Unit	Remark
Analog operating voltage	VDD	2.5	2.8	3.3	V	
Digital operating voltage	VDDI	1.65	1.8	3.3	V	
Power Supply Current	Idd	-	75	112.5	mA	
Logic high level input voltage	VIH	0.7*VDDI	-	VDDI	V	
Logic low level input voltage	VIL	VSS	-	0.3*VDDI	V	
Logic high level output voltage	VOH	0.8*VDDI	-	VDDI	V	
Logic low level output voltage	VOL	VSS	-	0.2*VDDI	V	

## 6-2-2 TP Operating Conditions

Parameter	Symbol	Min	Мах	Unit
$V_{DD}$ to GND input power supply voltage	V <sub>DD</sub>	3.14	3.46	V
V <sub>DD3A</sub> to GND	V <sub>DD3A</sub>	3.14	3.46	V
V <sub>DD3D</sub> to GND	V <sub>DD3D</sub>	3.14	3.46	V
V <sub>DDIO</sub> to GND	V <sub>DDIO</sub>	1.8	3.46	V
V <sub>GH</sub> to GND	V <sub>GH</sub>	-0.3	32	V
V <sub>TX</sub> to GND	V <sub>TX</sub>	-0.3	32	V
Operating Ambient Temperature Range	TA	-20	85	°C
Operating Junction Temperature Range	TJ	-40	125	°C
Storage Ambient Temperature Range	T <sub>ST</sub>	-40	150	°C

Note: The device is not guaranteed to function outside its operating conditions.

#### Table 5-3: Input Power Supply

Item	Symbol	Min	Тур.	Max	Unit	Condition
USB 3.3V input power supply voltage	V <sub>DD</sub>	3.14	3.3	3.46	V	@ USB
Digital input power supply voltage*	V <sub>DD3D</sub>	3.14	3.3	3.46	V	
Analog input power supply voltage	V <sub>DD3A</sub>	3.14	3.3	3.46	V	
I/O input power supply voltage*	V <sub>DDIO</sub>	1.8	3.3	3.46	V	


#### (VDD3A = VDD3D = 3.3V, Room Temperature)

\*If VDDIO & VDD3D is not supplied power, there is risk of I/O pin with current leakage



## **6-3 Timing Characteristics**

### 6-3-1 TFT Reset Input Timing



#### 6-3-2 TFT High speed mode-clock channel timing




Figure 118: DSI Clock Channel Timing

Table	38.	DSI	Clock	Channel	Timing
I GOIG		001	CIOCK	Channel	1 mining

Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	2xUI <sub>INST</sub>	Double UI instantaneous	4	25	ns
CLKP/N	Ul <sub>INSTA</sub> ,Ul <sub>INSTB</sub> (Note 1)	UI instantaneous Half	2 (Note 2)	12.5	ns

#### Notes:

1. UI = UIINSTA = UIINSTB

2. Define the minimum value of 24 UI per Pixel, see Table 39.

#### Table 39: Limited Clock Channel Speed

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	433 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	487 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps









Figure 119: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DnP/N , n=0 and 1	tos	Data to Clock Setup time	0.15xUI	H
	toн	Clock to Data Hold Time	0.15xUI	ίΰ.

Table 40:	DSI Data	to Clock	Channel	Timings
-----------	----------	----------	---------	---------








Figure 120: Rising and Falling Timings on Clock and Data Channels

Descentes	10000000	2000	Specification		
Parameter	Symbol	Condition	Min	Тур	Max
Differential Rise Time for Clock	TORTCLK	CLKP/N	150 ps	1	0.3UI (Note)
Differential Rise Time for Data	<b>t</b> ORTDATA	DnP/N n=0 and 1	150 ps	(1-1)	0.3UI (Note)
Differential Fall Time for Clock	t <sub>DFTCLK</sub>	CLKP/N	150 ps	( <b>)</b> -2)	0.3UI (Note)
Differential Fall Time for Data	<b>t</b> DFTDATA	DnP/N n=0 and 1	150 ps	(7-7)	0.3UI (Note)

Table 41: Rise and Fall	<b>Timings on Clock</b>	and Data Channels
-------------------------	-------------------------	-------------------

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

## YEEBO GROUP

都集團

#### 6-3-5 TFT Low speed mode-Bus turn around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C) are illustrated for reference purposes below.




Figure 121: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.




Figure 122: BTA from the Display Module to the MCU

Signal	Symbol	Description	Min	Max	Unit
D0P/N	TLPXM	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C)	50	75	ns
DOP/N	Тияхо	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9881C) → MCU	50	75	ns
DOP/N	TTA-SURED	Time-out before the Display Module (ILI9881C) starts driving	TLPXD	2xTLPXD	ns

Table 43:	Low Power	State Period	Timings - I	В
-----------	-----------	--------------	-------------	---

Signal	Symbol	Description	Time	Unit
DOP/N	T <sub>TA-GETD</sub>	Time to drive LP-00 by Display Module (ILI9881C)	5xTLPXD	ns
DOP/N	TTA-GOD	Time to drive LP-00 after turnaround request - MCU	4xTLPXD	ns



#### 6-3-6 TFT Data lanes from low power mode to high speed mode




Figure 123: Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	TLPX	Length of any Low Power State Period	50		ns
DnP/N, n = 0 and 1		Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DnP/N, n = 0 and 1	THO-TERM-EN	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	5	35+4xUI	ns



#### 6-3-7 TFT Data lanes from high speed mode to low power mode




Figure 124: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High Speed Mode to Low Power M	ode Timinas
---	-------------

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T <sub>HP-OKIP</sub>	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n = 0 and 1	Тнаныт	Time to driver LP-11 after HS burst	100	1990	ns

\_\_\_\_\_億都集團 YEEBO GROUP

#### 6-3-8 TFT DSI clock burst-High speed mode to/from low power mode





Figure 125: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
CLKP/N	T <sub>CLK-POST</sub>	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI	1975	ns
CLKP/N	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	3 <b>1</b> 3	ns
CLKP/N	THS-EXIT	Time to drive LP-11 after HS burst		69 <del>1</del> 0	ns
CLKP/N	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	TOLK-TERM-EN	Time-out at Clock Lane to enable HS termination	2 	38	Ins
CLKP/N	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting Clock	300	1211	Ins
CLKP/N	T <sub>OLK-PRE</sub>	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	121	ns



### 6-3-9 Timing for DSI video mode(TFT)



1 UI=1/Bit rate

HAS(pixel)= (tHSA\*lane number ) / (UI\* pixel format )

HBP(pixel)= (tHBP\*lane number ) / (UI\* pixel format )

HFP(pixel)= (tHFP\*lane number ) / (UI\* pixel format )

#### BR<sub>bps</sub> x Lane<sub>mum</sub>

Frame Rate = (VACT+VSA+VBP+VFP) x (HACT+HSA+HBP+HFP) x Pixel Format

Example : BR<sub>bps</sub> = 457Mbps/lane, 1UI=2.1883ns, Frame rate=60Hz, VACT=1280, VSA=2, VBP=30, VFP=20, HACT=720, HSA=33, HBP=100, HFP=100, Lane<sub>num</sub>=4(lane), Pixel Format=24(bit).


#### Note:

- 1. Lanenum: Date lane of MIPI-DSI.
- 2. Pixel Format: Please reference to "4.1DSI System Interface".
- 3. The formula exists slightly error because of the host-transmission way.
- 4. The best frame rate setting: 2 data lanes: 50~60 Hz / 3 data lanes: 50~70 Hz / 4 data lanes: 50~70 Hz.

5. Please reference to "Table 39: Limited Clock Channel Speed"




### 6-3-10 TP I2C AC Characteristics




Parameter	Sumbol	Standard-	mode	Fast-mod	e	Unit	
Farameter	Symbol	Min	Max	Min	Max	Unit	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz	
Hold time START condition	t <sub>HD;STA</sub>	4.0	-	0.6	-	us	
LOW period of the SCL clock	t <sub>Low</sub>	4.7	-	1.3	-	us	
HIGH period of the SCL clock	t <sub>High</sub>	4.0	-	0.6	-	us	
Set-up time for a repeated START condition	t <sub>su:sta</sub>	4.7	-	0.6	-	us	
Data hold time	t <sub>HD;DAT</sub>	300	-	300		ns	
Data set-up time	t <sub>su;DAT</sub>	250	-	100	-	ns	
Rise time of both SDA and SCL signals (30% to 70%)	tr	-	1000	20	300	ns	
Fall time of both SDA and SCL signals (70% to 30%)	t <sub>r</sub>	-	300	20	300	ns	
Set-up time for STOP condition	t <sub>su;sto</sub>	4.0	-	0.6	-	us	
Bus free time between a STOP and START condition	t <sub>BUF</sub>	4.7	-	1.3	-	us	
Capacitive load for each bus line	C <sub>b</sub>	-	400	-	400	pF	
Noise margin at the LOW level for each connected device	V <sub>nL</sub>	0.1V <sub>DD</sub>	- 1	0.1V <sub>DD</sub>	-1	V	
Noise margin at the HIGH level for each connected device	V <sub>nH</sub>	0.2V <sub>DD</sub>	-	0.2V <sub>DD</sub>	-	V	

\*SCL = I2C Host must to support clock stretching mode for using 400 kHz.








Symbol	Characteristics	Min.	Тур.	Max.	Units
	VDDI Rise time	200	5	( <del>*</del> )	us
T <sub>VCI_RISE</sub>	VCI Rise time	200	-	5	us
T <sub>PS_RES</sub>	VDDI/VCI on to Reset high	5	5	0751	ms
T <sub>RES_PULSE</sub>	Reset low pulse time	10	2	120	us
T <sub>FS_CMD</sub>	Reset to first command	10	2	100	ms


Figure 106: Power on/off sequence with Power Mode 3




- **1.** T1: the time difference between 0.9\*VDD and 0.9\*VDDIO. T1 must be  $\geq 0$  sec.
- **2.** T2: the time difference between 0.9\*VDDIO and RSTN. T2 must be  $\geq 200$  us.
- **3.** T3: the time difference between RSTN and Commands.T3 must be  $\geq$  150 ms.
- **4.** T4: IC start to report point location to host. T4 must be  $\geq$  300 ms.



6-3-13 TP Power-off to Power-on Sequence





Tg2 : the time difference between power-off and power-on. Tg2 must be > 10us.

**Note.** During the power off time, the VDD must be lower than 0.5V that make sure the touch controller have been correctly reset.



## 7. Optical Characteristics:

Itar	Item		Conditions	Spe	ecificati	ons	<b>U</b>	Nata
Item			Symbol Conditions		Тур	Max	Unit	Note
Transmitt	ance	T(%)	-	-	4.8	-	-	-
Contrast l	Contrast Ratio		θ=0° Normal	900	1200	-	-	(1) (2)
Response	time	TR+TF	Viewing Angle	-	-	35	ms	(1) (3)
	$\theta_{X^+}$			-	80	-		
Viewing	Hor.	θx-	CR≥10	-	80	-	daa	(1)
Angle	Ver.	$\theta y +$		-	80	-	deg.	(1)
		θу-		-	80	-		

Measuring Condition

- 1. Measuring surrounding: dark room
- 2. Ambient temperature: 25±2°C
- 3. 30 min. Warm-up time.


Color of CIE Coordinate:

(Ta=25°C)

					(-	u 25 C)
Item	Item		Condition	Min.	Тур.	Max.
	D 1	х		TBD	(0.646)	TBD
	Red	У		TBD	(0.339)	TBD
	Green	Х	θ = φ = 0° LED Backlight	TBD	(0.271)	TBD
Chromaticity Coordinates		у		TBD	(0.581)	TBD
(Transmissive)	Blue	Х		TBD	(0.138)	TBD
(Transmissive)		У		TBD	(0.158)	TBD
	XX 71 ·	Х		TBD	(0.306)	TBD
	White	У		TBD	(0.360)	TBD




Note (1) Definition of Viewing Angle :



#### Note (2) Definition of Contrast Ratio(CR) : measured at the center point of panel

```
Contrast ratio (CR)= Photo detector output when LCD is at "White" state
Photo detector output when LCD is at "Black
```

Note (3) Definition of Response Time : Sum of TR and TF



## **<u>8. Interface Pin Assignment:</u>**

億都集團 YEEBO GROUP

## 8-1 TFT Pin Assignment

No.	Symbol	Function
1~3	LEDA	Power for LED backlight (Anode)
4	GND	Ground
5~8	LEDK	Power for LED backlight (Cathode)
9	GND	Ground
10	GND	Ground
11	D2P	High speed interface data differential signal input/output pins
12	D2N	High speed interface data differential signal input/output pins
13	GND	Ground
14	D1P	High speed interface data differential signal input/output pins
15	D1N	High speed interface data differential signal input/output pins
16	GND	Ground
17	СР	High speed interface CLOCK differential signal input pins
18	CN	High speed interface CLOCK differential signal input pins
19	GND	Ground
20	D0P	High speed interface data differential signal input/output pins
21	D0N	High speed interface data differential signal input/output pins
22	GND	Ground
23	D3P	High speed interface data differential signal input/output pins
24	D3N	High speed interface data differential signal input/output pins
25	GND	Ground
26	TE	Tearing effect output pin
27	RESET	Reset pin
28	GND	Ground
29	IOVCC	Power supply for logic circuit.
30	VCI	Power supply for analog circuit
31	VCI	Power supply for analog circuit




## 8-2 TP Pin Assignment

Symbol	Description	
Р	Power pad	
CLK	Clock	
1	Input only	
0	Output only (Push-pull)	
I/O	input / output pad	

No.	Name	Туре	Description
1	VUSB 5.0V	Р	USB 5V input power supply
2	D+	I/O	USB interface
3	D-	I/O	USB interface
4	GND	Р	Connect to system ground
5	GND	Р	Connect to system ground
6	VDD 3.3V	Р	3.3V input power supply
7	GND	Р	Connect to system ground
8	INT	I/O	Interrupt output
9	SCL	I/O	I2C interface, clock input
10	SDA	I/O	I2C interface, data input
11	RST	I/O	External hardware reset input
12	VDDIO	Р	1.8V/3.3V input power supply for I2C, SPI, UART, GPIO



## 9. Block Diagram:





## **10. Backlight:**

- 1. Standard Lamp Styles (Edge Lighting Type): The LED chips are distributed over the edge light area of the illumination unit, which gives the less power consumption:
- 2. The Main Advantages of the LED Backlight are as following:
  - 2.1 The brightness of the backlight can simply be adjusted. By a resistor or a potentiometer.

3. Data About LED Backlight:

(Ta=25°)


5. Duu Roou EED Duckight. (10 25						(10 23)	
PARAMETER	Sym.	Min.	Тур.	Max.	Unit	Test Condition	Note
Supply Current	Ι		160		mA		-
Supply Voltage	V	8.1	9.6	10.2	V		-
Luminous Intensity for LCM	IV	400	450	-	cd/m2	If=160mA	2
Uniformity for LCM	-	70	-	-	%		3
Life Time	-	20000	-	-	Hr.		4
Color	White						

NOTE:

- 1. Operating temperature 25°C, humidity 50%.
- 2. Average Luminous Intensity of P1-P9
- 3. Uniformity = Min/Max \* 100%
- 4. LED life time defined as follows: The final brightness is at 50% of original brightness

### Measured Method: (X\*Y: Light Area)

### **Internal Circuit Diagram**



Using aperture of 1°, distance 50cm.



## 11. <u>Standard Specification for Reliability :</u>

11–1. Standard Specifications for Reliability

No	Item	Description			
01	High temperature operation	The sample should be allowed to stand at 60°C for 240 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.			
02	Low temperature operation	The sample should be allowed to stand at -20°C for 240 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.			
03	High temperature storage	The sample should be allowed to stand at 60°C for 240 hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 2 hours.			
04	Low temperature storage	The sample should be allowed to stand at -20°C for 240 hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 2 hours.			
05	Moisture storage	The sample should be allowed to stand at 60°C,90%RH MAX for 240 hours under no-load condition, then taking it out and drying it at normal temperature for 2 hours.			
06	Thermal shock storage	The sample should be allowed to stand the following 10 cycles : -20 °C for 30 minutes $\rightarrow$ normal temperature for 5 minutes $\rightarrow$ +60 °C for 30 minutes $\rightarrow$ normal temperature for 5 minutes, as one cycle.			
07	Packing vibration	Frequency range : 10Hz ~ 55Hz Amplitude of vibration : 1.5mm X,Y,Z 2 hours for each direction. Sweep time: 12 min			
08	Packing drop test	According to ISTA 1A 2001.			
09	Electrical Static	Air: $\pm 6$ KV 150pF/330 $\Omega$ 5 times			
07	Discharge	Contact: $\pm 4$ KV 150pF/330 $\Omega$ 5 time			

\*Sample size for each test item is 3~5pcs



11 - 2. Testing Conditions and Inspection Criteria

For the final test the testing sample must be stored at room temperature for 24 hours, after the tests listed in Table 11-1, Standard specifications for Reliability have been executed in order to ensure stability.

No	Item	Test Model	In section Criteria
01	Current Consumption	Refer To Specification	The current consumption should conform to the product specification.
02	Contrast	Refer To Specification	After the tests have been executed, the contrast must be larger than half of its initial value prior to the tests.
03	Appearance	Visual inspection	Defect free.

### 11-3. MTBF

MTBF Functions, performance, appearance, etc. sl deterioration within 50,000 hours under or conditions room temperature (25±5°C), nor and in area not exposed to direct sun light.	dinary operating and storage
---	------------------------------



## **12. Specification of Quality Assurance:**

12-1. Purpose

This standard for Quality Assurance should affirm the quality of LCD module products to supply to purchaser by YEEBO CORPORATION (Supplier).

12-2. Standard for Quality Test

a. Inspection:

Before delivering, the supplier should take the following tests, and affirm the quality of

- product.
  - b. Electro-Optical Characteristics:
    - According to the individual specification to test the product.
  - c. Test of Appearance Characteristics:
    - According to the individual specification to test the product.
  - d. Test of Reliability Characteristics:
    - According to the definition of reliability on the specification for testing products.
  - e. Delivery Test:

Before delivering, the supplier should take the delivery test.

- (i) Test method: According to ISO2859-1.General Inspection Level II take a single time.
- (ii) The defects classify of AQL as following:

Major defect: AQL = 0.65

Minor defect: AQL = 2.5

- Total defects: AQL = 2.5
- 12-3. Non- conforming Analysis & Deal With Manners
  - a. Non- conforming Analysis:
  - (i) Purchaser should supply the detail data of non- conforming sample and the non-conforming.
  - (ii) After accepting the detail data from purchaser, the analysis of non- conforming should be finished in two weeks.
  - (iii) If supplier can not finish analysis on time, must announce purchaser before 3 days.
  - b. Disposition of non- conforming:
    - (i) If find any product defect of supplier during assembly time, supplier must change the good product for every defect after recognition.
    - (ii) Both supplier and customer should analyze the reason and discuss the disposition of non- conforming when the reason of nonconforming is not sure.
- 12-4. Agreement items

Both sides should discuss together when the following problems happen.

- a. There is any problem of standard of quality assurance, and both sides should think that must be modified.
- b. There is any argument item which does not record in the standard of quality assurance.
- c. Any other special problem.



12-5. Standard of The Product Appearance Test


a. Manner of appearance test:

(i) The test must be under  $20W \times 2$  or 40W fluorescent light, and the distance of view must be at  $30\pm5$ cm.


(ii) When test the model of transmissive product must add the reflective plate.

(iii)The test direction is base on around 10° of vertical line.

(iiii)Temperature:  $25\pm5^{\circ}$ C Humidity:  $60\pm10\%$ RH eyes eyes  $10^{\circ}$  |  $10^{\circ}$  /



(iv) Definition of area:



- A. Area: Viewing area.
- B. Area: Out of viewing area.
  - (Outside viewing area)
- b. Basic principle:
- (i) It will accord to the AQL when the standard can not be described.
- (ii) The sample of the lowest acceptable quality level must be discussed by both supplier and customer when any dispute happened.
- (iii) Must add new item on time when it is necessary.
- c. Standard of inspection: (Unit: mm)



12-6. Inspection specification Defect out of viewing area can be neglected.

ltem	S	pecification	Unit : mm	AQL	
Electrical Testing	<ol> <li>1.5 Missing char</li> <li>1.6 Display malf</li> <li>1.7 No function of</li> </ol>	or no display. umption exceeds product g angle defect.	-	0.65	
	D	Acceptable numbers ignored (No more than			
	≤0.3 0.3≤D≤0.5	five spots within 5mm G)	$\xrightarrow{X}$		
	0.5 <d≤1.0< td=""><td>2</td><td>D=(x+y)/2</td><td></td></d≤1.0<>	2	D=(x+y)/2		
	1.0 <d≤1.5< td=""><td>2</td><td>_ (- ;;) _</td><td></td></d≤1.5<>	2	_ (- ;;) _		
	D>1.5	NG			
explosion-proof film bubble/Concave and convex point/indentation	<ol> <li>Product's front side checked according to this specification, back side ignored, but light leakage is not allowed.</li> <li>Printing ink peel off is not allowed.</li> </ol>				
/ Contamination	3. The particle will be ignored when it is removable by cleaning				
	* Densely spaced: No more than two spots within 10mm				



	EEBU GRUUP		1 1 1		1	
	D	_	ble numbers			
		ignored (No more				
	≪0.2	than five	spots within		y y	
		5	mm)		X	
	0.2≤D≤0.4		4			
Black spots / White spots /Bright spots/ Color spots /polluted inside/ punctured	0.4 <d≤0.8< td=""><td></td><td>3</td><td></td><td>D = (x+y)/2</td><td></td></d≤0.8<>		3		D = (x+y)/2	
	<ul> <li>D=(x+y)/2</li> <li>Product's front side checked according to this specification, back side ignored, but light leakage is not allowed.</li> <li>Printing ink peel off is not allowed.</li> <li>The particle will be ignored when it is removable by cleaning</li> <li>Not visible through 5% ND filter</li> </ul>				2.5	
	* Densely spaced	l: No more	e than two spot	s withii	n 10mm	
	W	L	Acceptable numb	ers		
		≤8	ignored No	more	W	
	≤0.05		than five lin			
Linear Object:	within 5mm)					
Fiber, scurf, scratches and other	0.1<₩≤0.3	≪8	2		L	
linear defects (not	₩〉 0.3		NG			2.5
affecting function)	The reverse side scratches, not affect to the electronic circuit, cannot find the scratches from the front side is acceptable * Densely spaced: No more than two lines within 10mm					
	Edge breakage can't affect visual effection (edge breakage can't cause damage to circuit); over					
Glass edge	lens have	no visua	1 damage			2.5
chipping, edge	co	onditions	Acceptable	e numbers	z / /	
breakage	X≪3mm, Y≪2mm, Z≪T		[	5		
	T					
	Visual broken is NG, and there is no potential fault.				0.65	
Glass broken						



1. V/A printed edges sawtooth inspected		Some contentious defect judged according to samples				
according to this standard 2. LOGO's sawtooth	Product type	ĝ.w	2.5			
	Same size	<ol> <li>width below 0.2 inch (included)</li> <li>ignored, above 0.2 NG</li> <li>Length not accounted</li> </ol>				
Specific dimension In accordance with product outline drawing or specification (key dimension) or engineering sample.					2.5	
Glue overflow/Frame 1. Glue overflow exceed 0.2mm to the black frame is not allowed.				2.5		
]	Bonding bubble/ Misalignm ent	FPC golden finger hot pressure's bubble or impurity diameter shall be below 1/2 of the pressed area, pressed deviation shall not exceed 1/2 of the silver line width, and 40X microscope cannot have obvious cracks.				
FPC	Folded mark (minor fault)	Linearity irreversibility folded mark and acute angle folded mark is NG.				
	EMI FILM	Surface broken, scratched ≤0.3mm				
	(minor				2.5	
	fault)	result shall be achieved to EMI				



## **13. Handling Precaution:**

- 13-1 Handling of LCM
- Don't give external shock.
- Don't apply excessive force on the surface.
- Liquid in LCD is hazardous substance. Must not lick and swallow. when the liquid is attach to your hand, skin, cloth etc. Wash it out thoroughly and immediately.
- Don't operate it above the absolute maximum rating.
- Don't disassemble the LCM.
- The operators should be grounded whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads,the copper leads on the PCB and the interface terminals with any parts of the human body.
- The modules should be kept in antistatic bags or other containers resistant to static for storage.
  - The module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

#### 13-2 Storage

- Store in an ambient temperature of 25±10°C, and in a relative humidity of 50±10%RH. Don't expose to sunlight or fluorescent light.
- Storage in a clean environment, free from dust, active gas, and solvent.
- Store in anti-static electricity container.
- Store without any physical load.

#### 13-3 Soldering

- Use only soldering irons with proper grounding and no leakage.
- Iron: No higher than  $310\pm10^{\circ}$ C and less than 3 sec during Hand soldering.
- Rewiring: no more than 2 times.



## 14. Warranty

This product has been manufactured to specifications as a part for use in your company's general electronic products. It is guaranteed to perform according to delivery specifications. For any other use apart from general electronic equipment, we will not take responsibility if the product is used in medical devices, nuclear power control equipment, aerospace equipment, fire and security systems, or any other applications in which there is a direct risk to human life and where extremely high levels of reliability are required. If the product is to be used in any of the above applications, we will need to enter into a separate product liability agreement.

1. We cannot accept responsibility for any defect arise after additional process of the product (including disassembly and reassembly), after product delivery.

2. We cannot accept responsibility for any defect, which may arise after the application of strong external force to the product.

3. We cannot accept responsibility for any defect, which may arise due to the application of static electricity after the product has passed your company's acceptance inspection procedures.

4. We can not accept responsibility for industrial property, which may arise through the use of your product, with exception to those issues relating directly to the structure or method of manufacturing of our product within one year from YEEBO shipment.

5. For Heatseal Product which required to heatseal by customer side, parts must be used within three months after delivery from factory.

6. For TAB Product which required to solder by customer side, parts must be used within three months after delivery from factory.

7. The liability of YB is limited to repair or replacement on the terms set forth below. YB will not be responsible for any subsequent or consequential events or injury or damage to any personnel or user including third party personnel and/or user. Unless otherwise agreed in writing between YB and the customer, YB will only replace or repair any of its LCD which is found defective electrically or visually when inspected in accordance with YB GENERAL LCD INSPECTION STANDARD.

## 15. Guarantee:

Our products meet requirements of the environment.

YEEBO ROHS requirement is based on European Union Directive 2011/65/EU(ROHS) Requirements and Update.