

# SPECIFICATION FOR LCD MODULE

MODULE NO: YB-TG176220S12A-N-A0

Doc.Version:04

Customer Approv	val:		
☐ Accept			☐ Reject
YEEBO	NAME	SIGNATURE	DATE
Prepare	Electronic Engineer	this.	>015.10.20 -
Check	Mechanical Engineer	楊仁豪	2015, 10.20
Verify		会总	05.00 Egg
Approval		建点定	2015,192
☐ APPROVAL	FOR SPECIFICATIONS	ONLY	
APPROVAL	FOR SPECIFICATIONS	AND SAMPLE	

WIMRD005-02-D

Add: 7/F.,On Dak Industrial Building,2-6 Wah Sing Street, Kwai Chung,H.K. Tel: +852-2945-6800; +852-2945-6885

Fax: +852-2481-0019



## 1. Revision History

Sample Version	DOC. Version	DATE		DESCRIPTION	CHANGED BY
A0	00	2013-11-22	SPEC ONLY	First issue	Wes/Calamie
A0	01	2013-12-13	SPEC ONLY	Update Dimension P5.	Wes/Calamie
A0	02	2014-02-06	FULL SPEC	First sample	Wes/Calamie
A0	03	2015-07-16	FULL SPEC	Modify Backlight (P16) 1.Ta=25°C 2.Life Time=50000Hr. 3.NOTE 4. 50%	Shien/YANG
A0	04	2015-10-20	FULL SPEC	Modify 1. Module Numbering System(P3) 2. Module LCM drawing(P5) 3. Definition of Viewing Angle(P11) 4.Backlight (P16)	Shien/YANG
		]			




## **2. Table of Contents:**

NO	CONTENTS	PAGE
1	Revision History	1
2	Table of Contents	2
3	Module Numbering System	3
4	General Specification	4
5	LCM drawing	5
6	Electrical Characteristics	6
7	Optical Characteristics	11
8	Interface Pin Assignment	13
9	Block Diagram	15
10	Backlight	16
11	Standard Specification for Reliability	17
12	Specification of Quality Assurance	19
13	Handing Precaution	28
14	Guarantee	28



## 3. Module Numbering System:

(Example)






## 4. General Specification:

ITEM	CONTENTS				
Module Size	38.38 (W) * 51.14 (H) * 2.4 (T) mm				
Module Size(With FPC)	38.38 (W) * 65.74 (H) * 2.4 (T) mm				
Display Size (Diagonal)	2.0 inch				
Display Format	176(RGB)* 220 Pixels				
Active Area	31.68 (W) * 39.6 (H) mm				
Dots Pitch	0.18 * 0.18 mm				
LCD Type	TFT (262K)/ Transmissive / Normal White				
View Direction (Gray Inversion)	12 O'clock				
The Best Viewing Direction	6 O'clock				
Controller IC	ST7775R				
Weight	6.9g				



## 5. LCM drawing:





## **6. Electrical Characteristics**

## **6-1 Absolute Maximum Ratings**

## $(Ta=25^{\circ}C\ VSS=0V)$

Item	Symbol	Min.	Type	Max.	Unit	Remark
Power Supply voltage	VCC	-0.3		+4.6	Volt	
rower suppry voltage	IOVCC	-0.3	ı	+4.6	Volt	
Operating Temperature	Topr	-20	-	+70	$^{\circ}$ C	
Storage Temperature	Tstg	-30	-	+80	$^{\circ}\!\mathbb{C}$	

Note: Absolute maximum rating is the limit value beyond which the IC maybe broken.

## **6-2 Operating Conditions**

(Ta=25°C)

Itam	Crymhal	Condition	Min	Trm	Mov	Ilnit
Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply voltage	VCC	-	2.6	2.8	3.0	Volt
Tower Suppry voltage	IOVCC		2.6	2.8	3.0	Volt
	VIH	-	0.8*IOVCC	1	IOVCC	Volt
Level Input Voltage	VIL	-	GND	-	0.2*IOVCC	Volt
Level Input Voltage	VOH	-	0.8*IOVCC	ı	IOVCC	Volt
	VOL	-	GND	ı	0.2*IOVCC	Volt
Power Supply Current						
for	ICC	VCC=2.8V	-	3.8	5.8	mA
LCM						

Note:GND=0V


Module P/N: YB-TG176220S12A-N-A0 Doc.Version:04

6




## 6-3 Timing Characteristics (Reference to IC: ST7775R)

### 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus




Signal	Symbol	Parameter	Min	Max	Unit	Description
DCX	TAST	Address Setup Time	10	-	ns	
DCX	TAHT	Address Hold Time (Write/Read)	5	-	ns	
	TWC	Write Cycle	70	-	ns	
WRX	TWRH	Control Pulse "H" Duration	35	-	ns	
	TWRL	Control Pulse "L" Duration	35	-	ns	
	TRC	Read Cycle (ID)	300	-	ns	
RDX	TRDH	Control Pulse "H" Duration (ID)	150	-	ns	When Read ID Data
	TRDL	Control Pulse "L" Duration (ID)	150	-	ns	
	TDST	Data Setup Time	10	-	ns	TRAT, TRATFM: 3K
DB[17:0]	TDHT	Data Hold Time	15	-	ns	ohm Pull up or Down and 30pF Parallel
DB[17.0]	TRAT	Read Access Time (ID)	-	100	ns	Cap. To GND.
	TODH	Output Disable Time	50	-	ns	up or Down.






Rising and Falling Timing for I/O Signal



Write-to-Read and Read-to-Write Timing

Note: The rising time and falling time (Tr, Tf) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.


#### 6800 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus





Signal	Symbol	Parameter	Min	Max	Unit	Description
DCX	T <sub>AST</sub>	Address setup time	10		ns	
DCX	T <sub>AHT</sub>	Address hold time (Write/Read)	5		ns	-
	T <sub>WC</sub>	Write cycle	70		ns	
Е	T <sub>WRH</sub>	Control pulse "H" duration	35		ns	
	T <sub>WRL</sub>	Control pulse "L" duration	35		ns	
	T <sub>RC</sub>	Read cycle (ID)	300		ns	
RDX (ID)	T <sub>RDH</sub>	Control pulse "H" duration (ID)	150		ทธ	When read ID data
	T <sub>RDL</sub>	Control pulse "L" duration (ID)	150		ns	
	T <sub>DST</sub>	Data setup time	10		ns	For maximum
DB[17:0]	T <sub>DHT</sub>	Data hold time	15		ns	CL=30pF
	T <sub>ODH</sub>	Output disable time	50		ทธ	For minimum CL=8pF

#### **Serial Data Transfer Interface Characteristics**




Signal	Symbol	Parameter M		Max	Unit	Description
CSX TCSU		Chip Select Setup Time	10		ns	
COX	TCH	Chip Select Hold Time	50		ns	-
	TSCr ,TSCf	Serial clock rise/fall time		5	ns	
	TSCH	SCL "H" pulse width (Write)	40		ns	
	TSCH	SCL "H" pulse width (Read)	100		ns	
SCL	TSCYC	Serial clock cycle (Write)	80		ns	
	TSCYC	Serial clock cycle (Read)	200		ns	
	TSCL	SCL "L" pulse width (Write)	40		ns	
	TSCL	SCL "L" pulse width (Read)	100		ns	
CDI	TSISU	Serial Input Data Setup Time	20		ns	
SDI	TSIH	Serial Input Data Hold Time	20		ns	
SDO	TSOD	Serial Output Data Setup Time		100	ns	
300	TSOH	Serial Output Data Hold Time	5		ns	

Module P/N: YB-TG176220S12A-N-A0 Doc.Version:04



#### **RGB Interface Characteristics**



Signal	Symbol	Parameter	MIN MAX		Unit	Description
HSYNC,	TSYNCS	VSYNC, HSYNC Setup Time	0		ns	
VSYNC	Trghr, Trghf	VSYNC, HSYNC Rise/Fall time		25	ns	
ENABLE	TENS	Enable Setup Time	10		ns	
ENABLE	TENH	TENH Enable Hold Time			ns	
	PWDH	DOTCLK High-level Pulse Width	40		ns	
DOTCLK	PWDL	DOTCLK Low-level Pulse Width	40		ns	
DOTCLK	TCYCD	DOTCLK Cycle Time	100		ns	
	Trghr, Trghf	DOTCLK Rise/Fall time		25	ns	
DB	TPDS	PD Data Setup Time	10		ns	
DB	TPDH	PD Data Hold Time	40		ns	

### 18/16 Bits RGB Interface Timing Characteristics

Symbol	Parameter	MIN	MAX	Unit	Description
TSYNCS	VSYNC, HSYNC Setup Time	0		ns	
Trghr, Trghf	VSYNC, HSYNC Rise/Fall time		25	ns	
TENS	Enable Setup Time	10		ns	
TENH	TENH Enable Hold Time			ns	
PWDH	DOTCLK High-level Pulse Width	30		ns	
PWDL	DOTCLK Low-level Pulse Width	30		ns	
TCYCD	DOTCLK Cycle Time	80		ns	
Trghr, Trghf	DOTCLK Rise/Fall time		25	ns	
TPDS	PD Data Setup Time	10		ns	
TPDH	PD Data Hold Time	30		ns	
	TSYNCS Trghr, Trghf TENS TENH PWDH PWDL TCYCD Trghr, Trghf TPDS	TSYNCS VSYNC, HSYNC Setup Time  Trghr, Trghf VSYNC, HSYNC Rise/Fall time  TENS Enable Setup Time  TENH Enable Hold Time  PWDH DOTCLK High-level Pulse Width  PWDL DOTCLK Low-level Pulse Width  TCYCD DOTCLK Cycle Time  Trghr, Trghf DOTCLK Rise/Fall time  TPDS PD Data Setup Time	TSYNCS         VSYNC, HSYNC Setup Time         0           Trghr, Trghf         VSYNC, HSYNC Rise/Fall time         10           TENS         Enable Setup Time         10           TENH         Enable Hold Time         10           PWDH         DOTCLK High-level Pulse Width         30           PWDL         DOTCLK Low-level Pulse Width         30           TCYCD         DOTCLK Cycle Time         80           Trghr, Trghf         DOTCLK Rise/Fall time           TPDS         PD Data Setup Time         10	TSYNCS         VSYNC, HSYNC Setup Time         0           Trghr, Trghf         VSYNC, HSYNC Rise/Fall time         25           TENS         Enable Setup Time         10           TENH         Enable Hold Time         10           PWDH         DOTCLK High-level Pulse Width         30           PWDL         DOTCLK Low-level Pulse Width         30           TCYCD         DOTCLK Cycle Time         80           Trghr, Trghf         DOTCLK Rise/Fall time         25           TPDS         PD Data Setup Time         10	TSYNCS         VSYNC, HSYNC Setup Time         0         ns           Trghr, Trghf         VSYNC, HSYNC Rise/Fall time         25         ns           TENS         Enable Setup Time         10         ns           TENH         Enable Hold Time         10         ns           PWDH         DOTCLK High-level Pulse Width         30         ns           PWDL         DOTCLK Low-level Pulse Width         30         ns           TCYCD         DOTCLK Cycle Time         80         ns           Trghr, Trghf         DOTCLK Rise/Fall time         25         ns           TPDS         PD Data Setup Time         10         ns

6 Bits RGB Interface Timing Characteristics

Module P/N: YB-TG176220S12A-N-A0

Doc.Version:04



## 7. Optical Characteristics:

Itaan		Cross had	Canditions	Spe	<b>Specifications</b>			Note	
Iten	11	Symbol	Conditions	Min	Тур	Max	Unit	Note	
Transmit	ttance	T(%)	-	-	5.0	-	-	-	
Contrast	Ratio	CR	θ=0 Normal Viewing angle	250	500	-		(1) (2)	
Response	e time	TR+TF	-	-	10	20	ms	(1) (3)	
	Hor.	$\Theta x+$		-	70	-		(4)	
Viewing	1101.	Θx-	CR≧10	-	70	-	deg.		
angle	Ver.	у-	CK≦10	-	70	-			
	vei.	Θу-		_	60	-			

## Measuring Condition

1. Measuring surrounding: dark room

2. Ambient temperature: 25±2°C


3. 30 min. Warm-up time.

### Color of CIE Coordinate:

Item		Symbol	Condition	Min.	Тур.	Max.	Brightness
	D - 1	X		0.543	0.593	0.643	40 - 1/2
	Red	y	0 00	0.2952	0.3452	0.3952	40 cd/m²
	Green	X	$\theta = \phi = 0^{\circ}$ LED Backlight Color Degree $X=0.30$ $Y=0.30$ Brightness $=3000 \text{ cd/m}^2$	0.2671	0.3171	0.3671	
Chromaticity		y		0.5383	0.5883	0.6383	
Coordinates (Transmissive)	Blue	X		0.0986	0.1486	0.1986	
(Transmissive)		y		0.0277	0.0777	0.1277	55 cd/m <sup>2</sup>
	White	X		0.2276	0.2776	0.3276	150 1/ 0
		y		0.2483	0.2983	0.3483	150 cd/m <sup>2</sup>



### Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio(CR): measured at the center point of panel

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black





Note (4) Suggestion: LCD at the optima view direction is "12 O'clock". When at the large angle, it is possible to see the grayscale inversion, for the reason that the best view direction by the human eye is "6 O'clock".



## **8. Interface Pin Assignment:**

### **8-1 LCM FPC Interface**

No.	Symbol	Function							
1	GND	Power Ground							
2	VCC	Powe	r Sup	ply f	or An	alog, Digital Systen	n and Booster Circui	t.	
3	VCC	Powe	r Sup	ply f	or An	alog, Digital Systen	n and Booster Circui	t.	
4	IOVCC	Powe	Power Supply for I/O System.						
		IM3	IM2	IM1	IMO	MCU Interface Mode	Data pin		
		0	0	0	0	68-16 bit	DB[17:10], DB[8:1]		
		0	0	0	1	68-8 bit	DB[17:10]		
		0	0	1	0	80-16 bit	DB[17:10], DB[8:1]		
		0	0	1	1	80-8 bit	DB[17:10],		
		0	1	0	ID	24-bit SPI	CSX ,SCL ,SDI, SDO		
5~8	IM0~IM3	0	1	1	0	9- bit SPI	CSX,SCL,SDA		
		0	1	1	1	8- bit SPI	CSX,SCL,SDA,DCX		
		1	0	0	0	68-18 bit	DB[17:0]		
		1	0	0	1	68-9 bit	DB[17:9]		
		1	0	1	0	80-18bit	DB[17:0]		
		1	0	1	1	80-9bit	DB[17:9]		
		1	1			Setting invalid			
9~26	DD0 DD17	MCU	para	llel in	nterfa	ce data bus, -If not u	ısed, please fix this p	oin at GND	
9~20	DB0~DB17	level.							
2.7	an o	SPI interface output pin.							
27	SDO	The data is outputted on the falling edge of the SCL signal.  If not used, please fix this pin at floating.							
		_				J parallel interface.			
28	W/R(SCL)					used as SCL.			
29	R/D					MCU parallel interf	ace.		
29	K/D					this pin at VCC or	GND level.		
		SPI in					1 001 1		
						n the rising edge of t	_	ut Din	
30	SDI		In the 24-bit serial peripheral interface, this pin is used as input Pin. In the 8/9-bit serial peripheral interface, this pin is used as bi-directional						
		data p		on sc	mar p	cripheral interface, t	ins pin is used as or-	directional	
				, plea	se fix	this pin at GND lev	vel.		
31	RESET						ust be applied to proj	perly	
31	KESET				_	ow active			
22	EMADLE			_		r RGB interface ope		10	
32	ENABLE					· · · · · · · · · · · · · · · · · · ·	select (access disabl	ed)	
		If not used, please fix this pin at VCC or GND level.  Dot clock signal for RGB interface operation.							
33	DOTCLK			_		k this pin at GND lev			
21	UCVNC	_				_	gnal for RGB interfa	ce operation.	
34	HSYNC					this pin at GND lev		<u>-</u>	




35	VSYNC	Vertical (Frame) synchronizing input signal for RGB interface operation. If not used, please fix this pin at GND level.
36	CSX	Chip selection pin.
37	D/C(RS)	Display data/command selection pin in MCU interface. D/C='1': display data or parameter. D/C='0': command data. If not used, please fix this pin at VCC or GND level.
38	NC	No Connect.
39	LEDA	LED Light, anode
40	LEDK	LED Light, cathode

Module P/N: YB-TG176220S12A-N-A0 Doc.Version:04 14



## 9. Block Diagram:





### 10. Backlight:

- 1. Standard Lamp Styles (Edge Lighting Type):
  The LED chips are distributed over the edge light area of the illumination unit, which gives the less power consumption:
- 2. The Main Advantages of the LED Backlight are as following:
  - 2.1 The brightness of the backlight can simply be adjusted. By a resistor or a potentiometer.

3. Data About LED Backlight:


 $(Ta=25^\circ)$ 

(14 25)							
PARAMETER	Sym.	Min.	Тур.	Max.	Unit	Test Condition	Note
Supply Voltage	V	2.9	3.2	3.5	V	If=45mA	
Reverse Voltage	VR	-	-	5	V	-	
Luminous Intensity for LCM	Iv	100	150	-	Cd/m <sup>2</sup>		2
Uniformity for LCM	-	70	-	-	%	If=45mA	3
Life Time	-	-	50000	-	Hr.		4
Color				Wh	ite		


#### NOTE:

- 1. Backlight Only
- 2. Average Luminous Intensity of P1-P9
- 3. Uniformity = Min/Max \* 100%
- 4. LED life time defined as follows: The final brightness is at 50% of original brightness

Measured Method: (X\*Y: Light Area) Internal Circuit Diagram



B/L CIRCUIT DIAGRAM 45mA(Reference Vf=3.2V)





## 11. Standard Specification for Reliability:

11 - 1 Standard Specifications for Reliability of LCD Module

No	Item	Description
01	High temperature operation	The sample should be allowed to stand at 70°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
02	Low temperature operation	The sample should be allowed to stand at -20°C for 120 hours under driving condition and then returning it to normal temperature condition, and allowing it stand for 2 hours.
03	High temperature storage	The sample should be allowed to stand at 80°C for 240 hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 2 hours.
04	Low temperature storage	The sample should be allowed to stand at -30°C for 240 hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 2 hours.
05	Moisture storage	The sample should be allowed to stand at 60°C,90%RH MAX for 240 hours under no-load condition, then taking it out and drying it at normal temperature for 2 hours.
06	Thermal shock storage	The sample should be allowed to stand the following 10 cycles: $-30^{\circ}$ C for 30 minutes $\rightarrow$ normal temperature for 5 minutes $\rightarrow$ +80°C for 30 minutes $\rightarrow$ normal temperature for 5 minutes, as one cycle.
07	Packing vibration	Frequency range: 10Hz ~ 55Hz Amplitude of vibration: 1.5mm X,Y,Z 2 hours for each direction.  Sweep time: 12 min
08	Packing drop test	According to ISTA 1A 2001.

Module P/N: YB-TG176220S12A-N-A0 Doc.Version:04



09	Electrical Static	Air: ±4KV 150pF/330Ω 5 times
	Discharge	Contact: ±2KV 150pF/330Ω 5 time

<sup>\*</sup>Sample size for each test item is 3~5pcs

### 11 - 2. Testing Conditions and Inspection Criteria

For the final test the testing sample must be stored at room temperature for 24 hours, after the tests listed in Table 11-1, Standard specifications for Reliability have been executed in order to ensure stability.

No	Item	Test Model	In section Criteria
01	Current Consumption	Refer To Specification	The current consumption should conform to the product specification.
02	Contrast	Refer To Specification	After the tests have been executed, the contrast must be larger than half of its initial value prior to the tests.
03	Appearance	Visual inspection	Defect free.

### 11-3. MTBF

MTBF	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature ( $25\pm5^{\circ}$ C), normal humidity ( $50\pm10\%$ RH), and in area not exposed to direct sun light.
------	--



### 12. Specification of Quality Assurance:

#### 12-1. Purpose

This standard for Quality Assurance should affirm the quality of LCD module products to supply to purchaser by YEEBO CORPORATION (Supplier).

#### 12-2. Standard for Quality Test

a. Inspection:

Before delivering, the supplier should take the following tests, and affirm the quality of product.

b. Electro-Optical Characteristics:

According to the individual specification to test the product.

c. Test of Appearance Characteristics:

According to the individual specification to test the product.

d. Test of Reliability Characteristics:

According to the definition of reliability on the specification for testing products.

e. Delivery Test:

Before delivering, the supplier should take the delivery test.

- (i) Test method: According to MIL-STD105E.General Inspection Level 

   take a single time.
- (ii) The defects classify of AQL as following:

Major defect: AQL = 0.65 Minor defect: AQL = 2.5 Total defects: AQL = 2.5

### 12-3. Non- conforming Analysis & Deal With Manners

- a. Non-conforming Analysis:
  - (i) Purchaser should supply the detail data of non- conforming sample and the non-conforming.
  - (ii) After accepting the detail data from purchaser, the analysis of non- conforming should be finished in two weeks.
  - (iii) If supplier can not finish analysis on time, must announce purchaser before 3 days.
- b. Disposition of non- conforming:
  - (i) If find any product defect of supplier during assembly time, supplier must change the good product for every defect after recognition.
  - (ii) Both supplier and customer should analyze the reason and discuss the disposition of non-conforming when the reason of nonconforming is not sure.

#### 12-4. Agreement items


Both sides should discuss together when the following problems happen.

- a. There is any problem of standard of quality assurance, and both sides should think that must be modified.
- b. There is any argument item which does not record in the standard of quality assurance.
- c. Any other special problem.




### 12-5. Standard of The Product Appearance Test

- a. Manner of appearance test:
- (i) The test must be under  $20W \times 2$  or 40W fluorescent light, and the distance of view must be at  $30\pm5cm$ .
  - (ii) When test the model of transmissive product must add the reflective plate.
  - (iii) The test direction is base on around  $10^{\circ}$  of vertical line.
  - (iiii)Temperature: 25±5°C Humidity: 60±10%RH



(iv) Definition of area:



- A. Area: Viewing area.
- B. Area: Out of viewing area.

(Outside viewing area)

- b. Basic principle:
- (i) It will accord to the AQL when the standard can not be described.
- (ii) The sample of the lowest acceptable quality level must be discussed by both supplier and customer when any dispute happened.
- (iii) Must add new item on time when it is necessary.
- c. Standard of inspection: (Unit: mm)



### 12-6. Inspection specification

Defect out of viewing area can be neglected.

NO	Item	Criterion					
01	Electrical Testing	1.1 Missing vertical, ho 1.2 Missing character, of 1.3 Display malfunctio 1.4 No function or no of 1.5 Current consumption 1.6 LCD viewing angle 1.7 Mixed product type 1.8 Flicker	dot or icon. n. lisplay. on exceeds e defect.			0.65	
02	Black or White spots or Bright spots or Color spots on LCD (Display only)	<ul><li>2.1 White and black or Five spots.</li><li>2.2 Densely spaced: No</li></ul>	o more than	three spots within		2.5	
03	LCD and Touch Panel black spots, white spots, contamination	3.1 Round type: As follows: $\Phi = (X+Y)/2$ $X \longrightarrow Y$ $Y \longrightarrow Y$ $Y \longrightarrow Y$ * Dense 3.2 Line type: (As follows: As follows	() () () () ely spaced:	Size(mm) $Φ \le 0.10$ $0.10 < Φ \le 0.20$ $0.20 < Φ \le 0.25$ $0.25 < Φ \le 0.30$ 0.30 < Φ No more than two	Acceptable Q'ty Accept no dense  2  2  1  0  s spots within 3mm.	2.5	
	(non – display)	→ L ₩ * Dens	Length( $mm$ ) $L \leq 3.0$ $L \leq 2.5$ gely spaced:	$W \le 0.02$ $0.02 < W \le 0.05$ $0.03 < W \le 0.08$ $0.08 < W$	Acceptable Q'ty  Accept no dense  2  Rejection o lines within 3mm.	2.5	



NO	Item	Criterion				
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction	Size Φ(mm) $Φ \le 0.20$ $0.20 < Φ \le 0.50$ $0.50 < Φ \le 1.00$ $1.00 < Φ$ Total Q'ty		2.5	
05	Scratches	Follow NO.3 -2 Line Type.		1		
06	Chipped glass	k: Seal width t: Glate L: Electrode pad length 6.1 General glass chip: 6.1.1 Chip on panel surface	and crack between panel  y k  p width x: Ch  over viewing area t exceed 1/3k x  ps, x is the total length  p width over viewing area t exceed 1/3k x: Ch	side length  els:  ip length $\leq 1/8a$ of each chip  ip length $\leq 1/8a$ $\leq 1/8a$ $\leq 1/8a$	2.5	

NO	Item	Criterion			
		Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: LCD side length L: Electrode pad length 7.2 Protrusion over terminal: 7.2.1 Chip on electrode pad:			
		y: Chip width x: Chip length z: Chip thickness			
		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			
07	Glass crack	y z z z z z z z z z z z z z z z z z z z	2.5		
		y: Chip width x: Chip length z: Chip thickness			
		$y \le L \qquad x \le 1/8a \qquad 0 < z \le t$			
		<ul> <li>If there chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications.</li> <li>If the product will be heat sealed by the customer, the alignment mark must mot be damaged.</li> <li>7.2.3 Substrate protuberance and internal crack</li> </ul>			
		y: width x: length			
		$y \le 1/3L$ $X \le a$			



NO	Item	Criterion	AQL
08	Cracked glass	The LCD with extensive crack is not acceptable.	2.5
09	Backlight elements	<ul> <li>9.1 Illumination source flickers when lit.</li> <li>9.2 Spots or scratches that appear when lit must be judged. Using LCD spot, lines and contamination standards.</li> <li>9.3 Backlight doesn't light or color is wrong.</li> </ul>	2.5 2.5 0.65
10	Bezel	Bezel must comply with product specifications.	2.5
11	PCB、COB	<ul> <li>11.1COB seal may not have pinholes larger than 0.2mm or contamination.</li> <li>11.2 COB seal surface may not have pinholes through to the IC.</li> <li>11.3 The height of the COB should not exceed the height indicated in the assembly diagram.</li> <li>11.4 There may not be more than 2mm of sealant outside the seal area on PCB. And there should be no more than three places.</li> <li>11.5 Parts on PCB must be the same as on the production characteristic chart, There should be no wrong parts, missing parts or excess parts.</li> <li>11.6 The jumper on the PCB should conform to the product characteristic chart.</li> </ul>	2.5 2.5 2.5 2.5 0.65
12	FPC	<ul> <li>12.1 FPC terminal damage ≤ 1/2 FPC terminal width and can not affect the function, we judge accept.</li> <li>12.2 FPC alignment hole damage ≤ 1/2 alignment area and can not affect the function, we judge accept.</li> </ul>	2.5
13	Soldering	<ul><li>13.1 No cold solder joints, missing solder connections, oxidation or icicle.</li><li>13.2 No short circuits in components on PCB or FPC.</li></ul>	2.5 0.65



NO	Item	Criterion			A	AQL	
NO 14	Touch Panel Chipped glass	Symbols: x: Chip length k: Seal width length L: Electrode pad leng 14.1 General glass ch 14.1.1 Chip on panel  z: Chip thickness  Z≤t  O Unit: mm	t: Touch Panel Total t		side	AQL	
		z: Chip thickness z≤t	y: Chip width  ≤ 1/2 k and not over viewing area	$x$ : Chip length $x \le 1/8a$			
		<ul><li>⊙ Unit: mm</li><li>⊙ If there are 2 or m</li></ul>	nore chips, x is the total l	length of each chip			



NO	Item	Criterion	
15	Touch Panel(Fish eye、dent and bubble on film)	$\begin{array}{ c c c }\hline SIZE(mm) & Acceptable Q'ty\\\hline \Phi \leq 0.2 & Accept no dense\\\hline 0.2 < D \leq 0.4 & 5\\\hline 0.4 < D \leq 0.5 & 2\\\hline 0.5 < D & 0\\\hline \end{array}$	2.5
16	Touch Panel Newton ring	Newton ring dimension $\leq 1/2$ touch panel area and not affect font and line distortion( $\leq 2.5\%$ ), it is acceptable.	
17	Touch Panel Linearity	Less than 2.5% is acceptable.	
18	LCD Ripple	Touch the touch panel, can not see the LCD ripple. Pen: R 1.0mm silicon rubber. Operation Force: 80g	
19	General appearance	<ul> <li>19.1 Pin type must match type in specification sheet.</li> <li>19.2 LCD pin loose or missing pins.</li> <li>19.3 Product packaging must the same as specified on packaging specification sheet.</li> <li>19.4 Product dimension and structure must conform to product specification sheet.</li> </ul>	
20	Definition of Pixel	Pixel: Group of Three Sub-pixels (Red, Green, Blue):  Dot: Red or Green or Blue  or  Or  Dot: Any sub-pixel  Bright Dot Defects  Dots (sub-pixels) on display which is bright in the picture and visible at Black Pattern.	



Dark Dot Defects

Dots( sub-pixels) on display which is dark in the picture and visible at Red/Green/Black/White Pattern.

Neighbour Dot Defects

Two or three neighbour dots (dot: sub-pixel) cluster(R&G,G&B,B&R,or R&G&B).Dot Defects Inspection Criteria

NOTE: Dot out of VA can be ignored.

Items	Inspection Criteria					
	Details	Allowed quantity				
Bright Dot	Not Neighbour Dot	2				
Dark Dot	Not Neighbour Dot	3				
Total acce	5					

• Size of dot defect is larger than half of one sub-pixel.

Module P/N: YB-TG176220S12A-N-A0 Doc.Version:04

27



## 13. Handling Precaution:

#### 13-1 Handling of LCM

- Don't give external shock.
- Don't apply excessive force on the surface.
- Liquid in LCD is hazardous substance. Must not lick and swallow. when the liquid is attach to your hand, skin, cloth etc. Wash it out thoroughly and immediately.
- Don't operate it above the absolute maximum rating.
- Don't disassemble the LCM.
- The operators should be grounded whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.
- The modules should be kept in antistatic bags or other containers resistant to static for storage.
- The module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

#### 13-2 Storage

- Store in an ambient temperature of 25±10°C, and in a relative humidity of 50±10%RH. Don't expose to sunlight or fluorescent light.
- Storage in a clean environment, free from dust, active gas, and solvent.
- Store in anti-static electricity container.
- Store without any physical load.

### 13-3 Soldering

- Use only soldering irons with proper grounding and no leakage.
- Iron: No higher than  $280\pm10^{\circ}$ C and less than 3 sec during Hand soldering.
- Rewiring: no more than 2 times.

### 14. Guarantee:

Our products could meet requirements of the environment.

YB's RoHS is introduce European Union Directive 2011/65/EU (ROHS) Requirements and update.

Module P/N: YB-TG176220S12A-N-A0 Doc.Version:04